




# Loop Compensation Basics

# Voltage-Mode Control Basics


# Voltage-Mode Controlled Buck Converter



**Power Stage  
Control-to-output**

**Error Op-Amp  
Compensation  $A(s)$**

# Buck Converter Power Stage Control-to-Output



**Control-to-output transfer function:**

$$G_{dv}(s) = \frac{\hat{v}_o}{\hat{d}} = \frac{V_{in} \cdot \left(1 + \frac{s}{s_{z\_ESR}}\right)}{1 + \frac{s}{\omega_o \cdot Q} + \frac{s^2}{\omega_o^2}}$$

**ESR Zero:**

$$f_{z\_ESR} = \frac{1}{2\pi} \cdot \frac{1}{r_c \cdot C}$$


**Resonant double poles:**

$$f_{o\_p} \approx \frac{1}{2\pi} \cdot \frac{1}{\sqrt{L \cdot C}}$$


**- 1 zero, 2 poles system.**

# Buck Converter Control-to-Output Transfer Function

Power stage duty-cycle to output transfer function  $G_{dv}(s)=v_o / d$



- 1 — Reference design  
3X470uF Kemet Tantalum cap.  
 $r_C=30m\Omega$
- 2 — Customer design  
2 X 220uF Panasonic SP cap.  
 $r_C=12m\Omega$



**Double Poles:  $-180^\circ$**   
**ESR Zero:  $+90^\circ$**

**Control loop is a strong function of output capacitor ESR**

# Voltage Loop Compensation Design

## 1. Select desired cross over frequency $f_c$


$$f_{C(\max)} = \frac{f_{SW}}{10} \sim \frac{f_{SW}}{5}$$

## 2. Loop compensation – type III compensation network

- One pole, low frequency integrator for high DC gain
- Two zeros located around L-C resonant double poles
- Two high-frequency poles:
  - to attenuate high frequency noise
  - to ensure the magnitude of the loop gain keeps decreasing after the 0dB crossover

# Type III Compensation Network

(Typical 3-Pole, Two-Zero system in Voltage Mode Control)



$$\frac{\hat{v}_c}{\hat{v}_o} = -\frac{Z_f}{Z_i}$$

$$Z_i = R_1 \parallel \left( \frac{1}{sC_2} + R_3 \right)$$

$$Z_f = \frac{1}{sC_3} \parallel \left( \frac{1}{sC_1} + R_2 \right)$$

$$\frac{\hat{V}_c}{\hat{V}_o} = -\frac{\omega_1 (1 + s/\omega_{z1})(1 + s/\omega_{z2})}{s (1 + s/\omega_{p1})(1 + s/\omega_{p2})}$$

where:

$$\omega_{z1} = \frac{1}{R_2 C_1}, \quad \omega_{z2} = \frac{1}{C_2 (R_1 + R_3)}$$

$$\omega_1 = \frac{1}{R_1 (C_1 + C_3)}$$

$$\omega_{p1} = \frac{1}{R_3 C_2}, \quad \omega_{p2} = \frac{1}{R_2 \cdot \frac{C_1 C_3}{C_1 + C_3}}$$

# Pros and Cons of Voltage Mode Regulators

## ◆ Pros:

- ◆ Don't need dedicated current sensing R : high efficiency and low cost solution


## ◆ Cons:

- ◆ Loop gain is a function of  $V_{in}$ 
  - ◆ Solution:  $V_{in}$  feed-forward compensation
- ◆ Loop gain is a function of output ESR
  - ◆ Need carefully loop compensation design
- ◆ **Need to compensate for double resonant pole**
- ◆ The current sensing / limit is slow and not accurate
- ◆ Need external loop for current sharing if two supplies / phases are in parallel


# Current Mode Control Basics



# Peak Current Mode Control




# LTC's Current-Mode Controller Block Diagram




# Power Stage Transfer Function With Closed Current Loop

Gain (dB) New power stage  $G_{cv}(s)$  with current-mode-control:



- 1 — Reference design  
3X470uF Kemet cap.  
 $r_C=30m\Omega$
- 2 — Customer design  
2 X 220uF Panasonic cap.  
 $r_C=12m\Omega$


Phase (deg)



- Reduce phase delay with different output capacitors
- Stable system with reduced output capacitors / cost.



# Buck Converter Power Stage Control-to-Output



Simplest small-signal model :  
current source feeding the load

Low frequency model

**Control-to-output transfer function:**

$$G_{cv}(s) = \frac{\hat{v}_o}{\hat{v}_c} = K \frac{(1 + \frac{s}{s_z})}{(1 + \frac{s}{s_p})}$$

$$f_z = \frac{1}{2\pi} \cdot \frac{1}{R_c \cdot C}$$

$$f_p = \frac{1}{2\pi} \cdot \frac{1}{R \cdot C}$$

**- 1 zero, 1 pole system.**

# Pros and Cons of Current Mode Control

## ◆ Pros:

- ◆ **Accurate / fast cycle-by-cycle current limit**
- ◆ **True soft-start of inductor current**
- ◆ **Easy to parallel phases / converters for high current**
- ◆ **Accurate / fast current sharing**
- ◆ **Very good line ripple rejection**
- ◆ **Simple loop compensation with wide range of COUT, including Ceramic**
- ◆ **High reliability**

## ◆ Cons:

- ◆ **Need current sensing  $R_{sense}$  or  $R_{DS(on)}$ , noise immunity**
- ◆ **Subharmonic instability (ramp compensation)**
- ◆ **Duty cycle limitation ( $t_{on}$ ,  $t_{off}$ ) due to current sensing delay**
- ◆ **Higher output impedance at low frequency**

# Loop Compensation Design Of Current Mode Control

# Voltage Loop Compensation Design

## 1. Select desired cross over frequency $f_c$


$$f_{C(\max)} = \frac{f_{SW}}{10} \sim \frac{f_{SW}}{5}$$

## 2. Choose desired loop phase margin:

Phase margin  $\geq 45^\circ$  for buck converter



## 3. Choose optimum values of the resistor divider network $K_{REF}(s)$ and ITH compensation network $A(s)$

# Feedback Voltage Divider and Phase Boost



$$K_{REF}(s) = \frac{v_{EAIN}(s)}{v_o(s)} = K_{REF} \cdot \frac{1 + \frac{s}{2\pi \cdot f_{z\_ref}}}{1 + \frac{s}{2\pi \cdot f_{p\_ref}}}$$


$$f_{z\_ref} = \frac{1}{2\pi \cdot R_2 \cdot C_2} \quad f_{p\_ref} = \frac{1}{K_{REF}} \cdot \frac{1}{2\pi \cdot R_2 \cdot (C_1 + C_2)}$$



**C<sub>1</sub> and C<sub>2</sub> provide phase boost around the cross-over frequency.**




# ITH Compensation – High DC Gain



$$A(s) = \frac{v_{ITH}(s)}{v_{EAIN}(s)} = -g_m \cdot (Z_{ith}(s))$$


## 1. Simple Integrator:

$$A(s) = -g_m \cdot \frac{1}{C_{th} \cdot s}$$



- High low frequency gain for accurate DC  $V_{out}$  regulation
- $-90^\circ$  phase delay @ expected cross-over frequency  $f_c$

# ITH Compensation – LF Pole




$$A(s) = \frac{v_{ITH}(s)}{v_{EAIN}(s)} = -g_m \cdot (Z_{ith}(s))$$


## 2. Simple Integrator with $g_m$ Op-Amp Output Impedance $R_o$ :

$$A(s) = -g_m \cdot R_o \cdot \frac{1}{\left(1 + \frac{s}{s_{po}}\right)} \quad s_{po} = \frac{1}{R_o \cdot C_{th}}$$

- $g_m$  Op-Amp adds a low frequency pole
- Still  $-90^\circ$  phase delay @  $f_c$



# ITH Compensation – Add Zero for Phase




3. Add zero for Phase Compensation at cross over frequency:



$$A(s) = -g_m \cdot R_o \cdot \frac{1 + \frac{s}{s_{thz}}}{\left(1 + \frac{s}{s_{po}}\right)}$$

$$s_{thz} = \frac{1}{R_{th} \cdot C_{th}}$$

- Adds a zero before / around  $f_c$  to boost up phase
  - Increased gain @ high frequency



# ITH Compensation – HF Pole



4. Add a high frequency pole to attenuate PCB switching noise:

$$A(s) = -g_m \cdot R_o \cdot \frac{1 + \frac{s}{s_{thz}}}{\left(1 + \frac{s}{s_{po}}\right) \cdot \left(1 + \frac{s}{s_{thp}}\right)}$$


$$s_{thp} = \frac{C_{th} + C_{thp}}{R_{th} \cdot C_{th} \cdot C_{thp}} \approx \frac{1}{R_{th} \cdot C_{thp}} \quad (C_{th} \gg C_{thp})$$

# How to define compensation network

## Simulation :

- Use LTspice to generate Bode plot
- Check:
  - cross-over frequency ( $f_c$ )
  - phase margin & gain margin ( $\phi_m$ ,  $G_m$ )
- Adjust compensation values


# Extract from datasheet



$C_C$ : COMPENSATION CAPACITOR  
 $C_{OUT}$ : OUTPUT CAPACITOR  
 $C_{PL}$ : PHASE LEAD CAPACITOR  
 $g_{ma}$ : TRANSCONDUCTANCE AMPLIFIER INSIDE IC  
 $g_{mp}$ : POWER STAGE TRANSCONDUCTANCE AMPLIFIER  
 $R_C$ : COMPENSATION RESISTOR  
 $R_L$ : OUTPUT RESISTANCE DEFINED AS  $V_{OUT}$  DIVIDED BY  $I_{LOAD(MAX)}$   
 $R_O$ : OUTPUT RESISTANCE OF  $g_{ma}$   
 $R_1, R_2$ : FEEDBACK RESISTOR DIVIDER NETWORK  
 $R_{ESR}$ : OUTPUT CAPACITOR ESR


Parameter	Value	Units
$R_L$	10.4	$\Omega$
$C_{OUT}$	15	$\mu F$
$R_{ESR}$	10	m $\Omega$
$R_O$	0.4	M $\Omega$
$C_C$	60	pF
$C_{PL}$	3.3	pF
$R_C$	100	k $\Omega$
$R_1$	402	k $\Omega$
$R_2$	133	k $\Omega$
$V_{OUT}$	5	V
$V_{IN}$	3.3	V
$g_{ma}$	35	$\mu mho$
$g_{mp}$	7.5	mho
$L$	2.7	$\mu H$
$f_s$	1.3*	MHz

# LTspice to generate Bode plot




# LTspice to generate Bode plot

V(out) / V(pert)



# Practical Tests

# Measure the Voltage Loop Gain



# Typical Loop Gain and Phase Margin

LTC3729 Current Mode Buck Converter Typical Loop Gain

